ETR0707-008

Triple Output Power Supply for TFT-LCD

■GENERAL DESCRIPTION

☆GreenOperation Compatible

The XC9516 series can offer three different power supplies to TFT-LCD panels. These power supplies consist of a step-up DC/DC converter for a source driver, positive and negative charge pumps for a gate driver.

This IC has power-on sequences to keep inrush current as small when output voltage rises. The step-up DC/DC output can be used as power-on sequences with adding a P-channel FET as external component. Also, the FET can shut down a path to the power input line when CE pin is low.

■APPLICATIONS

- ●TFT-LCD panels
- LCD monitors

■FEATURES

A Step-up DC/DC Converter and 2 of Charge Pumps (Positive/Negative)

Input Voltage Range : 2.5V ~ 5.5V **Maximum Output Voltage** : 19V (DC/DC output)

Output Voltage Accuracy : ±1.5%

Oscillation Frequency 300kHz ~ 1.2MHz (Adjustable)

External MOSFET Gate Signal Output : N-Channel Open Drain

Switch Over-Current Protection

Soft-Start Time : Internally fixed

Protection : Over Voltage Protection (Step-up DC/DC 21V)

Short-Circuit Protection (Step-up DC/DC)

Short-Circuit Protection (Positive and Negative Charge Pump)

VIN=VCE, VOUT=9.0V

Icp1=-1mA, Icp2=1mA

FOSC=1MHz

Thermal Shutdown (150°C)

UVLO (1.87V)

Operating Ambient Temperature : -40°C~+85°C


Package : QFN-20

Environmentally Friendly : EU RoHS Compliant, Pb Free


■TYPICAL APPLICATION CIRCUITS

■TYPICAL PERFORMANCE CHARACTERISTICS

D1(SD) CIN LX VIN CDD FE R2 PGND CE CVL ROSC ROSC (R9) C5(R7) XC9516 VOUT R10 CP2SWE Tr2 FB1 D4 DRV1 DRV2 D5 R5 AGND FB2



100




Iout[mA]


XC9516 Efficiency

e.g) Components List

 $R_1 = 820 \text{ k}\Omega$ $V_{OUT} = 9.2V$, $V_{GL} = -5.3V$, $V_{GH} = 12V$ $C_{IN} = 4.7 \,\mu F$ $R_2 = 100 \text{ k}\Omega$ $R_3 = 390 \text{ k}\Omega$ $C_{L1}, C_{L2} = 4.7 \mu F$ $R_4 = 300 \text{ k}\Omega$ C_1 , $C_2 = 0.01 \mu F$ $C_{VL}, C_D = 0.1 \mu F$ $R_5 = 820 \text{ k}\Omega$ $C_{DD} = 1 \mu F$ $R_6 = 75 k\Omega$ $R_8 = 300 \text{ k}\Omega$ $C_{Lcp1}, C_{Lcp2} = 1 \mu F$ $C_{FB} = 22pF$ R_{OSC} (R9) = 130 k Ω $R_{10} = 51 \text{ k}\Omega$ $C_5 = 0.01 \,\mu \,F$

■PIN CONFIGURATION





*1 The dissipation pad : AGND Level

(If the pad needs to be connected to other pins, it should be considered about the level of pad voltage.)

■PIN ASSIGNMENT

| PIN NUMBER QFN-20 | PIN NAME | FUNCTIONS |
|----------------------|----------------|-----------------------------------------------|
| 1 | DRV1 | Negative Charge Pump Driver Output |
| 2 | CP2SWB | Positive Charge Pump for Output Control |
| 3 | FB1 | FB Pin for Negative Charge Pump |
| 4 | CE | Chip Enable Pin |
| 5 | FB | FB Pin for Step-Up DC/DC Converter |
| 6 | ROSC | Frequency Setting |
| 7 | NC | No Connection |
| 8 | V_{IN} | Power |
| 9 | CD | Short Protection Delay Capacitor Connection |
| 10 | AGND | Analog Ground |
| 11 | FB2 | FB Input for Positive Charge Pump |
| 12 | CVL | Internal Power Capacitor Connection |
| 13 | SWB | Step-Up DC/DC Converter Output Control |
| 14 | V_{OUT} | Step-Up DC/DC Converter Output Voltage |
| 15 | DRV2 | Positive Charge Pump Driver Output |
| 16 | L _X | Driver Output Pin for Step-Up DC/DC Converter |
| 17 | L _X | Driver Output Pin for Step-Up DC/DC Converter |
| 18 | NC | No Connection |
| 19 | PGND | Power Ground Pin for Driver |
| 20 | PGND | Power Ground Pin for Driver |

■LOGIC CONDITION

| PIN NAME | LOGIC | CONDITION |
|----------|-------|---------------------------------------|
| CF PIN | L | GND≦V _{CE} ≦0.4V |
| OLTIN | Н | 1.2V≦V _{CE} ≦V _{IN} |

Voltage is based on V_{SS}(GND=AGND=PGND)

■FUNCTION CHART

| CONDITIONS | IC OPERATION |
|------------|---------------|
| L | OFF(Stand-by) |
| Н | ON |

IC operation is unstable when CE opens so that these pins shall not be left open outside.

■PRODUCT CLASSIFICATION


Ordering Information

$XC9516(1)(2)(3)(4)(5)(6)-(7)^{(*1)} \Rightarrow XC9516A21AZR-G$

| DESIGNATOR | ITEM | SYMBOL | DESCRIPTON |
|------------|----------------------|--------|-----------------------------------------------|
| 1 | UVLO Detect Voltage | Α | Detect Voltage: 1.87V, Hysteresis Width 0.44V |
| 23 | Over Voltage Limit | 21 | Over Voltage Detect Voltage: 21V |
| 4 | Over Current Limit | Α | Over Current Detect Voltage: 1.3A |
| 56-7 (*1) | Package (Order Unit) | ZR-G | QFN-20 (1,000/Reel) (*2) |

- (*1) The "-G" suffix denotes Halogen and Antimony free as well as being fully RoHS compliant.
- (*2) The XC9516 reels are shipped in a moisture-proof packing.

■BLOCK DIAGRAM



PGND and AGND are externally connected to the same potential.

■ ABSOLUTE MAXIMUM RATINGS

| PARAMETER | SYMBOL | RATINGS | UNITS |
|-------------------------------|-----------------|---------------------------------------------------|-------|
| V _{IN} Voltage | V _{IN} | -0.3~6.0 | V |
| CE Pin Voltage | V_{CE} | -0.3~V _{IN} +0.3 or 6.0 ^(*1) | V |
| FB Pin Voltage | V_{FB} | -0.3~V _{CVL} +0.3 or 6.0 ^(*2) | V |
| FB1 Pin Voltage | V_{FB1} | -0.3~V _{CVL} +0.3 or 6.0 ^(*2) | V |
| FB2 Pin Voltage | V_{FB2} | -0.3~V _{CVL} +0.3 or 6.0 ^(*2) | V |
| ROSC Pin Voltage | V_{ROSC} | -0.3~V _{CVL} +0.3 or 6.0 ^(*2) | V |
| CD Pin Voltage | V_{CD} | -0.3~V _{CVL} +0.3 or 6.0 ^(*2) | V |
| CVL Pin Voltage | V_{VL} | -0.3~6.0 | V |
| SWB Pin Voltage | $V_{\sf SWB}$ | -0.3~22 | V |
| CP2SWB Pin Voltage | V_{CP2SWB} | -0.3~22 | V |
| V _{OUT} Pin Voltage | V_{OUT} | -0.3~22 | V |
| L _X Pin Voltage | V_{LX} | -0.3~22 | V |
| DR1 Pin Voltage | V_{DRV1} | -0.3~V _{OUT} +0.3 or 22 ^(*3) | V |
| DR2 Pin Voltage | V_{DRV2} | -0.3~V _{OUT} +0.3 or 22 ^(*3) | V |
| L _X Pin Current | I_{LX} | 1650 | mA |
| Power Dissipation | Pd | 300 | mW |
| Operating Ambient Temperature | Topr | -40 ~ +85 | °C |
| Storage Temperature | Tstg | -55 ∼ +125 | °C |

^{*} All voltages are described based on GND. (GND=AGND=PGND)

^(*1) The maximum value should be either $V_{\text{IN}} \! + \! 0.3$ or +6.0 in the lowest.

^(*2) The maximum value should be either $V_{\text{\tiny CVL}}\text{+}0.3$ or +6.0 in the lowest.

^(*3) The maximum value should be either V_{OUT} +0.3 or +22.0 in the lowest.

■ELECTRICAL CHARACTERISTICS

Unless otherwise stated, V_{IN} = V_{CE} =3.3V, V_{OUT} =9.0V, f_{OSC} =300kHz, Ta=25°C

| PARAMETER | SYMBOL | CONDITIONS | MIN. | TYP. | MAX. | UNITS | CIRCUIT |
|-----------------------------------------------------|---------------------|-------------------------------------------------------------------------------------------------------------------------|-------|------|-----------------|-------|---------|
| Power Input Voltage Range | V_{IN} | | 2.5 | - | 5.5 | V | - |
| Input Voltage Rise Time | t _{VIN} | V _{IN} =V _{CE} =0.2V→2.5V (*1) | - | - | 15 | ms | 20 |
| Supply Current | I _{DD1} | V _{FB} =V _{FB2} =0.8V, V _{FB1} =1.2V, V _{CD} =0V | 0.8 | 2.0 | 4.0 | μΑ | 1 |
| Stand-by Current | I _{STB} | V _{CE} =0V | - | 0.1 | 8.0 | μΑ | 2 |
| Oscillation Frequency | fosc | V _{FB} =V _{FB2} =0.8V, V _{FB1} =1.2V, V _{CD} =0V, R _{OSC} Open | 255 | 300 | 345 | kHz | 3 |
| UVLO Detect Voltage (V _{IN} falls down) | V _{UVLO1} | V _{IN} =V _{CE} , V _{FB} =V _{FB2} =0.8V, V _{FB1} =1.2V, V _{CD} =0V | 1.77 | 1.87 | 1.97 | V | 4 |
| UVLO Feedback Voltage (V _{IN} rises) | V _{UVLO2} | V _{IN} =V _{CE} , V _{FB} =V _{FB2} =0.8V, V _{FB1} =1.2V, V _{CD} =0V | 2.22 | 2.31 | 2.40 | V | 4 |
| CE "High" Voltage | V_{CEH} | V _{FB} =V _{FB2} =0.8V, V _{FB1} =1.2V, V _{CD} =0V | 1.2 | - | V_{IN} | V | 5 |
| CE "Low" Voltage | V_{CEL} | V _{FB} =V _{FB2} =0.8V, V _{FB1} =1.2V, V _{CD} =0V | AGND | - | 0.4 | V | 5 |
| CE Input Current | I _{CE} | V _{IN} =5.5V, V _{CE} =0V or 5.5V | -0.1 | - | 0.1 | μΑ | 6 |
| CD Pin Charge Current | I _{CD1} | V _{FB} =0.9V→0.4V, V _{FB1} = V _{FB2} =0.9V | 2.6 | 5.5 | 8.4 | μΑ | 7 |
| CD Pin Discharge Current | I _{CD2} | V _{FB} =V _{FB1} =V _{FB2} =0.9V, V _{CD} =0.1V | 0.20 | 0.38 | 0.56 | mA | 8 |
| CD Pin Detect Voltage | V _{CD} | V _{FB} = V _{FB1} = V _{FB2} =0V | 0.95 | 1.0 | 1.05 | V | 9 |
| CP2SWB "L" Output Voltage | V _{SWB2} | Input Current=1mA | 0.55 | 0.65 | 0.80 | V | 10 |
| SWB "L" Output Voltage | V_{SWB} | Input Current=1mA | 0.26 | 0.33 | 0.40 | V | 10 |
| CP2SWB Pull up Resistance | R _{CP2} | V _{CE} =0V,V _{OUT} =5.5V,CP2SWB=1.0V | 350 | 800 | 2500 | kΩ | 11) |
| SWB Pull up Resistance | R _{SWB} | V _{CE} =0V,V _{OUT} =5.5V,SWB=1.0V | 350 | 800 | 2500 | kΩ | 11) |
| Thermal Shutdown Temperature | T _{TSD} | | - | 150 | - | °C | - |
| Hysteresis Width | T _{HYS} | | - | 20 | - | °C | - |
| Step-Up DC/DC Converter | Block | | | | • | • | |
| FB Voltage | V_{FB} | V _{FB1} =1.2V, V _{FB2} =0.8V, V _{CD} =0V | 0.985 | 1 | 1.015 | V | 12 |
| Setting Output Voltage Range | V _{OUTSET} | | 5.5 | - | 19 | V | - |
| Maximum Duty Cycle | D _{MAX} | V _{FB} =V _{FB1} =V _{FB2} =0V, V _{CD} =0V, R _{OSC} Open | 92 | 95 | 98 | % | 13) |
| Soft-Start Time | t _{SS} | | 2.0 | 4.0 | 5.0 | ms | 19 |
| L _X "N-ch" ON Resistance | R _{LXN} | | 100 | 190 | 400 | mΩ | - |
| L _X Current Limit | I _{LIM} | f _{OSC} =1.0MHz | 1.1 | 1.3 | 1.5 | Α | 18 |
| V _{OUT} Over Voltage Limit | V_{OVP} | | 19.5 | 21 | 22 | V | 17) |
| Short Protection Voltage | V _{SHORT} | V _{FB1} =V _{FB2} =0.9V, C _D =0.1 μ F | 0.40 | 0.48 | 0.55 | V | 15) |
| FB Input Current | I _{FB} | V _{IN} =5.5V, V _{CE} =0V, V _{FB} =0V, 5.5V | -0.1 | - | 0.1 | μΑ | 14) |
| ●Negative Charge Pump Blo | ock | | | | | | |
| FB1 Voltage | V_{FB1} | V _{FB} =V _{FB2} =0.8V, V _{CD} =0V | 0.985 | 1 | 1.015 | V | 12 |
| Output Impedance 1 | R _{OUT1} | V _{FB1} =1.2V, I _{DRV1} =20mA | - | 15 | 45 | Ω | 16 |
| Short Protection Voltage 1 | V _{SHORT1} | V _{FB} =V _{FB2} =0.9V, C _D =0.1 μ F | 1.2 | 2.4 | 2.8 | V | 15 |
| FB1 Input Current | I _{FB1} | V _{IN} =5.5V, V _{CE} =0V , V _{FB1} =0V, 5.5V | -0.1 | - | 0.1 | μΑ | 14) |
| ●Positive Charge Pump Blo | ck | | • | | | | |
| FB2 Voltage | V_{FB2} | V _{FB} =0.8V, V _{FB1} =1.2V, V _{CD} =0V | 0.985 | 1.0 | 1.015 | V | 12 |
| Output Impedance 2 | R _{OUT2} | V _{FB2} =0.8V, I _{DRV2} =20mA | - | 15 | 45 | Ω | 16 |
| Short Protection Voltage 2 | V _{SHORT2} | V _{FB} =V _{FB1} =0.9V, C _D =0.1 μ F | 0.40 | 0.48 | 0.55 | V | 15) |
| FB2 Input Current | I _{FB2} | V _{IN} =5.5V, V _{CE} =0V , V _{FB2} =0V, 5.5V | -0.1 | - | 0.1 | μΑ | (14) |


^(*1)Test Condition for input voltage rise time

Please also note input voltage before rise should be less than 0.2V. Please see test circuit 20 for test condition, and for the detail of recommended input wave form, please see NOTES ON USE.

When used at V_{IN} = V_{CE} , input voltage should rise from 0.2V to 2.5V within 15ms.


TEST CIRCUITS

<Circuit1 Supply Current>




After $\textcircled{1}\sim \textcircled{3}$, supply current is measured at both V_{IN} and V_{OUT} .

<Circuit3 Oscillation Frequency>



L_x Oscillation period is measured.


<Circuit5 CE H/L Voltage>



CE H Voltage Measurement: V_{CE} is increased(0.4V \rightarrow 1.2V), V_{CE} is measured when L_X oscillation started. CE L Voltage Measurement: V_{CE} is decreased(1.2V \rightarrow 0.4V), V_{CE} is measured


when L_X oscillation stopped

<Circuit2 Stand-by Current>



 V_{CE} =0V, supply current is measured at both V_{IN} and V_{OUT} .


<Circuit4 UVLO Detect/Release Voltage>



UVLO Detect Voltage Measurement: V_{IN} is decreased (2.5V \rightarrow 1.5V), V_{IN} is $\stackrel{?}{:}$ measured when L_X oscillation stopped. UVLO Release Voltage Measurement: V_{IN} is increased (1.5V \rightarrow 2.5V) when


Lx oscillation started.

<Circuit6 CE H/L Input Current>




CE H Input Current: Current is measured when CE pin Voltage is 5.5V. CE L Input Current: Current is measured when CE pin Voltage is 0V.

< Circuit7 C_D pin Charge Current>




After V_{FB} =0.9V \rightarrow 0.4V, CD pin output current is measured.

< Circuit8 C_D pin Discharge Current>




Input current is measured when C_D pin Voltage is 0.1V.

<Circuit9 C_D pin Detect Voltage>



 V_{CD} =0.1V \rightarrow 0.2 V_{CD} is measured when L_X oscillation stopped.


<Circuit10 CP2SWB/SWB L Output Voltage>



CP2SWB L Output Voltage: Voltage is measured when 1.0mA is flow in

SWB L Output Voltage Voltage is measured when 1.0mA is flow in SWB


<Circuit11 CP2SWB/SWB pins Pull-up Resistance>



CP2SWB Pull-up Resistance Measurement: Output current is measured when


CP2SWB pin is 1.0V.R=(5.5-1.0)/I
CP2SWB pin is 1.0V.R=(5.5-1.0)/I
CP2SWB and SWB pins are internally pulled-up to V_{OUT}
SWB Pull-up Resistance Measurement: Output Current is measured when SWB pin voltage is 1.0V.R=(5.5-1.0)/I
*CP2SWB and SWB pins are internally pulled-up to V_{OUT}

< Circuit12 FB/FB1/FB2 Voltage Test>




FB Voltage Measurement: V_{FB} =1.1V \rightarrow 0.9V, V_{FB} is measured when L_X oscillation started. FB1 Voltage Measurement: V_{FB1} =0.9V \rightarrow 1.1V, V_{FB1} is measured when DRV1 oscillation started. FB2 Voltage Measurement: V_{FB2} =1.1V \rightarrow 0.9V, V_{FB2} is measured when DRV2 oscillation started.

< Circuit13 Maximum Duty Cycle>




Duty cycle of L_X oscillation is measured.

< Circuit14 FB/FB1/FB2 H/L Input Current>




FB Input Current Measurement: Input Current is measured when FB Voltage is 5.5V/0V. FB1 Input Current Measurement: Input Current is measured when FB1 Voltage is 5.5V/0V. FB2 Input Current Measurement: Input Current is measured when FB2 Voltage is 5.5V/0V.

< Circuit15 FB/FB1/FB2 Short Circuit Protection>



FB Short Protection Measurement: V_{FB} =0.9V \rightarrow 0.4V, V_{FB} is measured when V_{FB} oscillation stopped. FB1 Short Protection Measurement: V_{FB1} =1.2V \rightarrow 2.8V, V_{FB1} is measured when DRV1 oscillation stopped. FB2 Short Protection Measurement: V_{FB2} =0.9V \rightarrow 0.4V, V_{FB2} is measured when DRV2 oscillation stopped.

< Circuit16 Output Impedance 1/2>




Output Impedance1: A load current of 20mA is applied to DRV1,

DRV1 voltage is measured when a load is applied or not applied R=V/0.02. Output Impedance2: A load current of 20mA is applied to DRV2,

DRV2 voltage is measured when a load is applied or not applied R=V/0.02.

< Circuit17 VOUT Over Voltage Limit Measurement>




 V_{OUT} =18V \rightarrow 22V, V_{OUT} is measured when L_x oscillation stopped

< Circuit18 L_x Current Limit>

· A load current (Variable Resistor) is connected to

 $V_{SRC}.$ Coil peak current at V_{IN} -L₁ is monitored by the current probe. A coil peak current is measured.



< Circuit18 L_X External Components List>

| NAME | MODEL NAME | CHARACTERISTIC | MANUFACTURER |
|--------------------------------------|------------------|-------------------------------------|--------------|
| L ₁ | LTF5022T-4R7N2R0 | Coil, 4.7 μ H | TDK |
| SD | XBS204S17 | Schottky diode, 2A/40V | TOREX |
| D2-5 | XBS104S13 | Schottky diode, 1A/40V | TOREX |
| Tr1 | XP152A11E5MR | Pch MOSFET | TOREX |
| Tr2 | CPH3109 | PNP transistor | SANYO |
| C _{IN} | LMK212BJ475KG | ceramic condenser, 4.7 μ F/10V | TAIYO YUDEN |
| C _D ,C _{VL} | TMK107BJ104KA | ceramic condenser, 0.1 μ F/25V | TAIYO YUDEN |
| C _{DD} | TMK107BJ105KA | ceramic condenser, 1 μ F/25V | TAIYO YUDEN |
| C_{L1}, C_{L2} | C3216X5R1E475M | ceramic condenser, 4.7 μ F/25V | TDK |
| C _{Lcp1} ,C _{Lcp2} | TMK107BJ105KA | ceramic condenser, 1 μ F/25V | TAIYO YUDEN |
| C _{FB} | C1608JB1H220J | ceramic condenser, 22pF/50V | TDK |
| C ₁ ,C ₂ | C1608JB1H103K | ceramic condenser, 0.01 μ F/50V | TDK |
| R ₁ | RMC1/16K824FTP | chip resistance, 820kΩ | KAMAYA |
| R ₂ | RMC1/16K104FTP | chip resistance, 100kΩ | KAMAYA |
| R_3 | RMC1/16K394FTP | chip resistance, 390kΩ | KAMAYA |
| R ₄ | RMC1/16K304FTP | chip resistance, 300kΩ | KAMAYA |
| R ₅ | RMC1/16K824FTP | chip resistance, 820kΩ | KAMAYA |
| R ₆ | RMC1/16K753FTP | chip resistance, 75kΩ | KAMAYA |
| C ₅ | C1608JB1H103K | ceramic condenser, 0.01 μ F/50V | TDK |
| R ₈ | RMC1/16K304FTP | chip resistance, 300kΩ | KAMAYA |
| R ₉ | RMC1/16K134FTP | chip resistance, 130kΩ | KAMAYA |
| R ₁₀ | RMC1/16K513FTP | chip resistance, 51kΩ | KAMAYA |

< Setting values when the above parts are used>

 $V_{OUT}=V_{SRC}=9.2V$ $V_{GL}=-5.3V$


 $V_{GH}^{--}=12.0V$

f_{OSC}=1.0MHz

< Circuit19 Soft start/Start-up Sequence>

· Soft start Measurement CE voltage is triggered on rising edge (0V \rightarrow V_{IN}). L_X oscillation start from 1.0V \leq V_{CE}. V_{OUT} rising time is measured.

 \cdot Start-up Sequence Measurement Trigger on CE start-up. Sequence is checked in the order of V_{OUT}, V_{CL}, V_{GH} and V_{SRC}.



< Circuit19 L_X External Components List>

| NAME | MODEL NAME | CHARACTERISTIC | MANUFACTURER |
|----------------------------------|------------------|-------------------------------------|--------------|
| L ₁ | LTF5022T-4R7N2R0 | Coil, 4.7 μ H | TDK |
| SD | XBS204S17 | Schottky diode, 2A/40V | TOREX |
| D2-5 | XBS104S13 | Schottky diode, 1A/40V | TOREX |
| Tr1 | XP152A11E5MR | Pch MOSFET | TOREX |
| Tr2 | CPH3109 | PNP transistor | SANYO |
| C _{IN} | LMK212BJ475KG | ceramic condenser, 4.7 μ F/10V | TAIYO YUDEN |
| C_D, C_{VL} | TMK107BJ104KA | ceramic condenser, 0.1 μ F/25V | TAIYO YUDEN |
| C _{DD} | TMK107BJ105KA | ceramic condenser, 1 μ F/25V | TAIYO YUDEN |
| C _{L1} ,C _{L2} | C3216X5R1E475M | ceramic condenser, 4.7 μ F/25V | TDK |
| C_{Lcp1}, C_{Lcp2} | TMK107BJ105KA | ceramic condenser, 1 μ F/25V | TAIYO YUDEN |
| C _{FB} | C1608JB1H220J | ceramic condenser, 22pF/50V | TDK |
| C ₁ ,C ₂ | C1608JB1H103K | ceramic condenser, 0.01 μ F/50V | TDK |
| R ₁ | RMC1/16K824FTP | chip resistance, 820kΩ | KAMAYA |
| R ₂ | RMC1/16K104FTP | chip resistance, 100kΩ | KAMAYA |
| R_3 | RMC1/16K394FTP | chip resistance, 390kΩ | KAMAYA |
| R ₄ | RMC1/16K304FTP | chip resistance, 300k Ω | KAMAYA |
| R ₅ | RMC1/16K824FTP | chip resistance, 820kΩ | KAMAYA |
| R ₆ | RMC1/16K753FTP | chip resistance, 75kΩ | KAMAYA |
| C ₅ | C1608JB1H103K | ceramic condenser, 0.01 μ F/50V | TDK |
| R ₈ | RMC1/16K304FTP | chip resistance, 300k Ω | KAMAYA |
| R ₉ | RMC1/16K134FTP | chip resistance, 130kΩ | KAMAYA |
| R ₁₀ | RMC1/16K513FTP | chip resistance, 51kΩ | KAMAYA |

< Setting values when the above parts are used>


 $V_{OUT} = V_{SRC} = 9.2V$


V_{GL}=-5.3V

V_{GH}=12.0V

f_{OSC}=1.0MHz

- < Circuit20 Input Voltage Start-up Time>
- Input Voltage Start-up Time
 V_{SRC} is measured after rising V_{IN} and V_{CE} within less than 15ms.
 V_{IN} = V_{CE} =0.2V→2.5V, t_{VIN} ≤15ms
- Recommended Input Waveform Start-up with V_{IN} = V_{CE} \leq 0.2V Start-up time t_{VIN} \leq 15ms





< Circuit20 L_X External Components List>

| | | • | |
|--------------------------------------|------------------|-------------------------------------|--------------|
| NAME | MODEL NAME | CHARACTERISTIC | MANUFACTURER |
| L ₁ | LTF5022T-4R7N2R0 | Coil, 4.7 μ H | TDK |
| SD | XBS204S17 | Schottky diode, 2A/40V | TOREX |
| D2-5 | XBS104S13 | Schottky diode, 1A/40V | TOREX |
| Tr1 | XP152A11E5MR | Pch MOSFET | TOREX |
| Tr2 | CPH3109 | PNP transistor | SANYO |
| C _{IN} | LMK212BJ475KG | ceramic condenser, 4.7 μ F/10V | TAIYO YUDEN |
| C_D, C_{VL} | TMK107BJ104KA | ceramic condenser, 0.1 μ F/25V | TAIYO YUDEN |
| C _{DD} | TMK107BJ105KA | ceramic condenser, 1 μ F/25V | TAIYO YUDEN |
| C _{L1} ,C _{L2} | C3216X5R1E475M | ceramic condenser, 4.7 μ F/25V | TDK |
| C _{Lcp1} ,C _{Lcp2} | TMK107BJ105KA | ceramic condenser, 1 μ F/25V | TAIYO YUDEN |
| C _{FB} | C1608JB1H220J | ceramic condenser, 22pF/50V | TDK |
| C ₁ ,C ₂ | C1608JB1H103K | ceramic condenser, 0.01 μ F/50V | TDK |
| R ₁ | RMC1/16K824FTP | chip resistance, 820kΩ | KAMAYA |
| R ₂ | RMC1/16K104FTP | chip resistance, 100k Ω | KAMAYA |
| R_3 | RMC1/16K394FTP | chip resistance, 390kΩ | KAMAYA |
| R ₄ | RMC1/16K304FTP | chip resistance, 300k Ω | KAMAYA |
| R ₅ | RMC1/16K824FTP | chip resistance, 820kΩ | KAMAYA |
| R ₆ | RMC1/16K753FTP | chip resistance, 75k Ω | KAMAYA |
| C ₅ | C1608JB1H103K | ceramic condenser, 0.01 μ F/50V | TDK |
| R ₈ | RMC1/16K304FTP | chip resistance, 300kΩ | KAMAYA |
| R ₉ | RMC1/16K134FTP | chip resistance, 130kΩ | KAMAYA |
| R ₁₀ | RMC1/16K513FTP | chip resistance, 51kΩ | KAMAYA |
| | | | |

< Setting values when the above parts are used>

 $V_{OUT} = V_{SRC} = 9.2V$


V_{GL}=-5.3V

V_{GH}=12.0V

f_{OSC}=1.0MHz

■OPERATIONAL EXPLANATION

XC9516 series includes following blocks which are a reference voltage source, an oscillation circuit connecting to an external R_{OSC} register, a UVLO circuit to prevent malfunction in low voltage operation, internal power supply regulator connecting external C_{VL} capacitor, a step-up DC/DC converter, step-up charge pump and inverting charge pump, a short circuit protection circuit, an over current sensing circuit, an over voltage sensing circuit and a thermal shutdown circuit.



The step-up DC/DC converter consists of a ramp wave circuit created from the above mentioned oscillation circuit, an error amplifier to compare feedback voltage through external resistor network from V_{OUT} output voltage and internal reference voltage, a PWM comparator to decide duty cycle by comparing ramp wave form created by the above mentioned ramp wave circuit and error amplifier output, a phase compensation circuit and current feedback circuit for output voltage stabilization, a N-channel MOS driver transistor to provide duty cycle on-time from L_X pin, a current limit circuit to limit the current to flow the N-channel MOS driver transistor, a over-voltage protection circuit operated at 1.3 typical to protect the devices connecting to the V_{OUT} output voltage pin.

A multi-loop feedback control by feedback voltage and N-channel MOS driver transistor provides stable output voltage operation so that low ESR ceramic capacitor can be used.

The inverting voltage charge pump consists of an error amplifier to compare internal voltage reference and the feedback voltage thorough external resistor network from V_{OUT} output voltage, output impedance control circuit to adjust output impedance by output level of the error amplifier, driver circuit for charge pump operation.

The step-up charge pump consists of an error amplifier to compare internal voltage reference and the feedback voltage thorough external resistor network from V_{OUT} output voltage, output impedance control circuit to adjust output impedance by output level of the error amplifier, driver circuit for charge pump operation.

<Reference Voltage Source>

The reference voltage source provides the reference voltage to ensure stable output voltage of the IC.

<Oscillation Circuit >

The oscillation circuit determines switching frequency. The frequency can be changed by external resistance R_{OSC} in a range of 300 kHz to 1.2MHz. When R_{OSC} pin is left open, the frequency is fixed at 300kHz.

When the frequency is low, efficiency is high at light load. When the frequency is high, "L" value of coil will be low and makes space saving.

The oscillation frequency is calculated by the following formula (Equation 1). $R_{OSC} = 95 \times 10^9 / (f_{OCS} - 300 \times 10^3) \cdot \cdot \cdot \text{(Equation 1)}$ where f_{OSC} denotes a setting frequency.

< Ramp Wave Circuit >

This circuit is used to produce ramp waveforms needed for PWM operation.

< Error Amplifier for DC/DC>

The error amplifier is designed to monitor output voltage. The error amplifier compares the reference voltage with the feedback voltage through the external divider resistors. When a feedback voltage is lower than the reference voltage, the output voltage of the error amplifier is increased.

■OPERATIONAL EXPLANATION (Continued)

<External Resistors for setting Output Voltages>

A setting output voltage V_{OUT} for the step-up DC/DC is calculated by the following formula (Equation 2). $V_{OUT} = V_{FB} \times (R1 + R2) / R2 \cdot \cdot \cdot \text{(Equation 2)}$ $V_{FB} = 1.0V, R1 + R2 < 1000k\Omega$

A setting output voltage V_{GL} for the negative charge pump is calculated by the following formula (Equation 3). $V_{GL} = V_{FB1} - (V_{OUT} - V_{FB1}) \times R4 / R3 \cdot \cdot \cdot \text{(Equation 3)}$ $V_{FB1} = 1.0V, R3 + R4 < 1000k\Omega$

A setting output voltage V_{GH} for the step-up charge pump is calculated by the following formula (Equation 4). $V_{GH} = V_{FB2} \times (R5 + R6) / R6 \cdot \cdot \cdot \text{(Equation 4)}$ $V_{FB2} = 1.0 \text{V}, R5 + R6 < 1000 \text{k}\Omega$

<Regulator for Internal Power Circuit >

The XC9516 series includes a regulator for internal power circuit in order to stabilize operation. Its power source is taken from V_{IN} and V_{OUT} . An external capacitor C_{VL} =0.1 μ F is required to stabilize this internal power supply.

<UVLO Circuit >

When the input voltage V_{IN} falls below a threshold voltage 1.87V (TYP.), all driver transistors will be forced off to prevent malfunction. When the V_{IN} voltage becomes 2.31V (TYP.) or higher, the UVLO function is released and the IC performs the soft-start function to initiate startup operation.


< Current Limit >

The current limiter monitors the current flowing through the N-channel MOS driver transistor connected to the Lx pin, and features a combination of the current limit and latch function.

- ①When the driver current is greater than a specific level (a peak current of inductor), the constant-current type current limit function operates to turn off the pulses from the Lx pin at any given timing.
- 2When the driver transistor is turned off, the limiter circuit is then released from the current limit detection state.
- 3At the next pulse, the driver transistor is turned on. However, the transistor is immediately turned off in the case of an over-current state.
- 4) When the over-current state is eliminated, the IC resumes its normal operation.

The IC waits for the over-current state to end by repeating the steps \bigcirc During a latch delay time which was set by an external capacitor with CD pin, if the \bigcirc over-current sate is repeated, all driver transistors in the step-up DC/DC converter, the step-up charge pump and the voltage inverting charge pump will be maintained to turn off. Once the IC is in suspension mode, operations can be resumed by either turning the IC off via the CE pin, or by restoring power to the V_{IN} pin.

Depending on the state of a substrate, it may result in the case where the latch delay time may become longer or the operation may not be latched. Please locate an input capacitor to the C_D pin as close as possible.



■OPERATIONAL EXPLANATION (Continued)

<Short-circuit Detection Circuit >

When either output voltage falls below the set voltage while monitoring each feedback voltage of a step-up DC/DC converter, step-up charge pump and inverting charge pump it is allowed as short-circuit so that latch delay circuit starts operation. If the output voltage goes back in the range of the set voltage within the latch delay time, the start of the latch delay circuit will be released. When output voltage is not recovered, all of the driver transistors will be turned off and latched after the latch delay time.

<Latch Delay Circuit >

Where each short-circuit detection circuit detects output voltage short-circuit or when the over-current detection circuit detects over-current of the L_X pin, All driver transistors in a step-up DC/DC converter, step-up charge pump and inverting charge pump. will be tuned off and latched after the delay time which was set by an external capacitor to the C_D pin. In order to release the latch, either turning the IC off and on via the CE pin or restoring power supply (V_{IN} pin) should be selected. A setting delay time t_D is calculated by the following formula (Equation 5).

 $C_D = t_d \times 5.5 \times 10^{-6} / 1.0 \cdot \cdot \cdot \text{ (Equation 5)}$ 5.5 x 10⁻⁶ (C_D Pin Charge Current, Typical) 1.0 (C_D Pin Detect Voltage, TYP.)

<Thermal Shutdown>

For protection against heat damage of the ICs, thermal shutdown function monitors chip temperature. The thermal shutdown circuit starts operating and all of the driver transistors will be turned off when the chip's temperature reaches 150°C. When the temperature drops to 130°C or less after shutting of the current flow, the IC performs the soft start function to initiate output startup operation.

<Over-voltage Protection>

The over-voltage limit monitors the voltage of V_{OUT} pin. All of the driver transistors will be turned off when the voltage of V_{OUT} pin elevates and beyond 21V (TYP.). In order to release the latch, either turning the IC off and on via the CE pin or restoring power supply (V_{IN} pin) should be selected.

■ OPERATIONAL EXPLANATION (Continued)

<Start-up Sequence>

After V_{IN} input with CE same time, the DC/DC starts to operate to set V_{OUT} voltage. After the DC/DC start-up, a negative inverting charge pump starts to operate to see V_{GL} voltage. After the negative charge pump, CP2SWB low signal output turns Tr2 on to make a positive charge pump starts to operate to see V_{GH} voltage. After V_{GH} output, SWB low signal output turn Tr1 on for V_{SRC} output. The CP2SWB and SWB pins are internally pulled up to V_{OUT} , therefore, this V_{OUT} level is kept until a low signal come out. When falling, V_{OUT} , V_{GL} , and V_{GH} outputs go off after V_{IN} and V_{CE} goes to ground. The V_{SRC} output will be turned off when the Tr2 goes off.


When Rising

- $\bigcirc V_{IN}=V_{CE}$ input
- ②V_{OUT} Rising completed
- ③V_{GL} Operation started
- \P CP2SWB Low output, V_{GH} rising started
- **5**SWB Low output, V_{SRC} output

When Falling

 $\textcircled{6}V_{\text{IN}}$ = V_{CE} =0V, V_{OUT} , V_{GL} , V_{GH} , V_{SRC} output is OFF

Rising/Falling Sequence



■NOTES ON USE

- 1. For temporary, transitional voltage drop or voltage rising phenomenon, the IC is liable to malfunction should the ratings be exceeded.
- 2. Switching regulators like step-up DC/DC converters may cause spike noise and/or ripple voltage. These amounts are greatly affected by peripheral components (coil inductance values, capacitor value and substrate layout of peripheral circuit). Test and inspect the actual circuits thoroughly before use.
- 3. An input capacitor should be placed near the IC V_{IN} pin as much as possible.
- 4. As for power-on, when CE pin is used with connecting to V_{IN} pin, V_{IN}-V_{CE} voltage should begin rising from below 2.0V. Rise time should be less than 15ms. (Please refer to Figure 1.)
 On the other hand, when CE pin is used independently from V_{IN} pin, CE pin voltage should be started to rise after V_{IN} pin voltage rising. (Please refer to Figure 2.)
- 5. GND pattern should be layouted to get a same level of voltage for AGND pin, PGND pin, and package heatsink.
- 6. When current over limited value (peak current) flows for a specified period, current limit circuit will turn off a built-in driver transistor (integral latch circuit). Until the circuit detects the latch delay time and turns off the build-in driver transistor, current of limited level continues to flow, so please take full care of rating of coils.
- 7. In case of V_{GL} voltage, V_{GH} voltage may overshoots or undershoots when power supply rise, please put speed-up capacitor (CFB1, CFB2) between FB1 pin and V_{GL} , FB2 pin and V_{GH} . (Please refer to figure 3 and 4.)
- 8. When load of inverting charge pump and step-up charge pump are with no load and load current of step-up DC/DC converter is large, the output of the each charge pump may become unstable by switch of step-up DC/DC converter. In case of that, please put a ferrite bead (L2) into a driver output (DRV1 pin and DRV2 pin) of the each charge pump. (Please refer to figure 4.)
- 9. Torex places an importance on improving our products and its reliability.

 However, by any possibility, we would request user fail-safe design and post-aging treatment on system or equipment.




Figure 1. (Recommended for input wave form for $V_{\text{IN}}\!\!=\!\!V_{\text{CE}})$

Rise time should be within 15ms.

Rising is recommended from less than 0.2V.

Vout
R3

CFB1
R4
D2
VGL
CLcp1
D3
D3

Figure 3. $\label{eq:connection} \text{Connection diagram for speed-up capacitor (CFB1)}$ CFB1 is connected to between FB1 pin and V $_{\text{GL}}$




Figure 2. (Recommended for input wave form for V_{IN} pin and CE pin are input separately.) CE should be rising after V_{IN} rising.





Figure 4.

Connection diagram for a ferrite bead / speed-up capacitor (CFB2) L2 (ferrite bead) is connected to between DRV2 pin and C2. CFB2 is connected to between FB2 pin and V_{GH} .

■ NOTES ON USE (Continued)

TOP VIEW (Layout example)




*Notes for Board $VOUTCP1=V_{GL}$ $VOUTCP2=V_{GH}$


Components List

| DESIGNATOR | PRODUCT | NOTE | MAKER | QTY |
|--------------|------------------|---------------------------------|-----------------|-----|
| IC | XC9516A21AZR-G | | TOREX | 1 |
| L | LTF5022T-4R7N2R0 | Coil, 4.7 μ H | TDK | 1 |
| SD | XBS204S17 | Schottky Barrie Diodes, 2A/40V | TOREX | 1 |
| D2, D3, D4, | XBS104S13 | Schottky Barrie Diodes, 1A/40V | TOREX | 4 |
| Tr1 | XP152A11E5MR | P-ch MOS FET | TOREX | 1 |
| Tr2 | CPH3109 | PNP Transistor | SANYO | 1 |
| CIN | LMK212BJ475KG | Ceramic Capacitor, 4.7 μ F/10V | TAIYO UDEN | 1 |
| CD, CVL | TMK107BJ104KA | Ceramic Capacitor, 0.1 μ F/25V | TAIYO UDEN | 2 |
| CDD | TMK107BJ105KA | Ceramic Capacitor, 1 μ F/25V | TAIYO UDEN | 1 |
| CL1, CL2 | C3216X5R1E475M | Ceramic Capacitor, 4.7 μ F/25V | TDK | 2 |
| CLcp1, CLcp2 | TMK107BJ105KA | Ceramic Capacitor, 1 μ F/25V | TAIYO UDEN | 2 |
| CFB | C1608JB1H220J | Ceramic Capacitor, 22pF/50V | TDK | 1 |
| C1, C2 | C1608JB1H103K | Ceramic Capacitor, 0.01 μ F/50V | TDK | 2 |
| R1 | RMC1/16K824FTP | Chip Resistor, 820kΩ | KAMAYA ELECTRIC | 1 |
| R2 | RMC1/16K104FTP | Chip Resistor, 100kΩ | KAMAYA ELECTRIC | 1 |
| R3 | RMC1/16K394FTP | Chip Resistor, 390kΩ | KAMAYA ELECTRIC | 1 |
| R4 | RMC1/16K304FTP | Chip Resistor, 300kΩ | KAMAYA ELECTRIC | 1 |
| R5 | RMC1/16K824FTP | Chip Resistor, 820kΩ | KAMAYA ELECTRIC | 1 |
| R6 | RMC1/16K753FTP | Chip Resistor, 75kΩ | KAMAYA ELECTRIC | 1 |
| R7 | C1608JB1H103K | Ceramic Capacitor, 0.01 μ F/50V | TDK | 1 |
| R8 | RMC1/16K304FTP | Chip Resistor, 300kΩ | KAMAYA ELECTRIC | 1 |
| R9 | RMC1/16K134FTP | Chip Resistor, 130kΩ | KAMAYA ELECTRIC | 1 |
| R10 | RMC1/16K513FTP | Chip Resistor, 51kΩ | KAMAYA ELECTRIC | 1 |
| L2 | MMZ1608S400A | Ferrite bead, 40Ω@100MHz | TDK | 1 |

TOP VIEW





BOTTOM VIEW (Flip horizontal)




■TYPICAL PERFORMANCE CHARACTERISTICS


(1) Efficiency vs. Output Current






(2) Output Voltage vs. Output Current









■TYPICAL PERFORMANCE CHARACTERISTICS (Continued)


(3) Frequency vs. Ambient Temperature




(4) Supply Current vs. Ambient Temperature




(5) Stand-by Current vs. Ambient Temperature



(6) FB Voltage vs. Ambient Temperature




(7) FB1 Voltage vs. Ambient Temperature




■TYPICAL PERFORMANCE CHARACTERISTICS (Continued)


(8) FB2 Voltage vs. Ambient Temperature




(9) CE "H" Voltage vs. Ambient Temperature

(10) CE "L" Voltage vs. Ambient Temperature







(11) LX Pin N-ch Driver ON Resistance vs. Ambient Temperature




■TYPICAL PERFORMANCE CHARACTERISTICS (Continued)


(12) Load Transient Response 1 vs. DC/DC Output (V_{OUT})







(13) Load Transient Response 2 vs. CP1 Output (VGL)






(14) Load Transient Response 3 vs. CP2 Output (VGH)







■TYPICAL PERFORMANCE CHARACTERISTICS (Continued)


(15) Ripple Rejection Rat vs. Output Current









(16) Start-up Sequence







■PACKAGING INFORMATION

●QFN-20 (Unit: mm)









*The side of pins are not gilded, but nickel is used.

●QFN-20 Reference Pattern Layout (Unit: mm)



●QFN-20 Reference Metal Mask Design (Unit: mm)



Solder Thickness : 120 μ m (reference)

■ MARKING RULE

QFN20

1pin



① represents product series

| MARK | PRODUCT SERIES |
|------|----------------|
| 0 | XC9516*****-G |

② represents UVLO setting voltage and LX detect over current

| MARK UVLO VOLTAGE | | LX DETECT | PRODUCT |
|-------------------|----------------------------------------|--------------|----------------|
| WARK | OVLO VOLTAGE | OVER CURRENT | SERIES |
| Α | Detect: 1.87V, Hysteresis Width: 0.44V | 1.3A | XC9516A**A**-G |

 $\ensuremath{ \mathfrak{I} } \ensuremath{ \mathfrak{I} } \en$

| MARK | | V _{OUT} DETECT OVER VOLTAGE (e.g.) | PRODUCT SERIES |
|------|---|---------------------------------------------|-----------------|
| 3 | 4 | VOUT DETECT OVER VOLTAGE (e.g.) | PRODUCT SERIES |
| 2 | 1 | 21V | XC9516*21*** -G |

5 represents production lot number 01~09, 0A~0Z, 11 \cdots 9Z, A1~A9, AA~Z9, ZA~ZZ repeated (G, I, J, O, Q, W excluded)

*No character inversion used.

- 1. The products and product specifications contained herein are subject to change without notice to improve performance characteristics. Consult us, or our representatives before use, to confirm that the information in this datasheet is up to date.
- 2. We assume no responsibility for any infringement of patents, patent rights, or other rights arising from the use of any information and circuitry in this datasheet.
- 3. Please ensure suitable shipping controls (including fail-safe designs and aging protection) are in force for equipment employing products listed in this datasheet.
- 4. The products in this datasheet are not developed, designed, or approved for use with such equipment whose failure of malfunction can be reasonably expected to directly endanger the life of, or cause significant injury to, the user.
 - (e.g. Atomic energy; aerospace; transport; combustion and associated safety equipment thereof.)
- Please use the products listed in this datasheet within the specified ranges.
 Should you wish to use the products under conditions exceeding the specifications, please consult us or our representatives.
- 6. We assume no responsibility for damage or loss due to abnormal use.
- 7. All rights reserved. No part of this datasheet may be copied or reproduced without the prior permission of TOREX SEMICONDUCTOR LTD.

TOREX SEMICONDUCTOR LTD.